天天干天天操天天爱-天天干天天操天天操-天天干天天操天天插-天天干天天操天天干-天天干天天操天天摸

課程目錄: 嵌入式系統(tǒng)FPGA設(shè)計簡介培訓(xùn)
4401 人關(guān)注
(78637/99817)
課程大綱:

    嵌入式系統(tǒng)FPGA設(shè)計簡介培訓(xùn)

 

 

 

 

What's this programmable logic stuff anyway? History and Architecture
What's this programmable logic stuff anyway? In
Module 1 you learn about the history and architecture of programmable logic devices including
Field Programmable Gate Arrays (FPGAs). You will learn how to describe the difference between an
FPGA, a CPLD, an ASSP, and an ASIC, recite the historical development of programmable logic devices;
and design logic circuits using LUTs. Examples will include designs of digital adders and multipliers in FPGAs.
FPGA Design Tool Flow; An Example DesignIn
Module 2 you will install and use sophisticated FPGA design tools to create an example design.
You will learn the steps in the standard
FPGA design flow, how to use Intel Altera’s Quartus Prime Development Suite to create a pipelined multiplier,
and how to verify the integrity of the design using
the RTL Viewer and by simulation using ModelSim.
Using the TimeQuest timing analyzer, you will analyze the timing of your design to achieve timing closure.
FPGA Architectures: SRAM, FLASH, and Anti-fuseFPGAs are programmable,
and the program resides in a memory which determines how the logic and routing in the device is configured.
In Module 3 you will learn the pros and cons of FLASH-based, SRAM-based, and Anti-Fuse based FPGAs.
A survey of modern FPGA architectures will give you the tools to determine which type of
FPGA is the best fit for a design. Architectures will be explored from
the basic core logic cell up to consideration of large Intellectual Property (IP) blocks that are available on many FPGAs.
Programmable logic design using schematic entry design tools
In module 4 you will extend and enhance your design from module 2, completing the design by adding IP blocks,
implementing pin assignments and creating a programming file for
the FPGA. One outcome will be improved design productivity, by use of design techniques like pipelining,
and by the use of system design tools like Qsys,
the system design tool in Quartus Prime.
You will complete a Qsys system design by creating a NIOS II softcore processor design,
which quickly gives you the powerful ability to customize a processor to meet your specific needs.

主站蜘蛛池模板: 国产在线播放你懂的 | 国产日本精品 | 99久久精品费精品国产一区二 | 国产精品18久久久久久小说 | 欧美人的性视频 | 九九久久精品 | 成年女人毛片免费视频 | 国产视频在线一区 | 欧美精品一区二区在线观看 | 真不卡网站 | 国产日产欧美a级毛片 | 欧美3d人妖交 | 成人污 | 美女黄18岁以下禁看 | 小明永久免费视频 | 久久18| 欧美一级日韩在线观看 | 亚洲国产成人久久综合一区 | 国产视频久久久久 | 国产乱码精品一区二区 | jizz国产精品免费麻豆 | 免费网站看黄 | 黄色一级片播放 | 亚州在线播放 | 精品无码三级在线观看视频 | 日韩中文字幕在线 | 国产精品久久久久影视青草 | 久久国产精品岛国搬运工 | 国产精品免费aⅴ片在线观看 | 国产精品黄 | 久久九九热re6这里有精品 | 黄色污片 | 久久精品国产72国产精福利 | 日韩欧美亚洲每日更新网 | 99久久精品国产自免费 | 亚洲精品tv | 久草在线资源福利站 | 毛片一级| 国产精品久久久久一区二区三区 | 日韩精品福利视频一区二区三区 | 白丝啪啪 |